Gd-rich gadolinium scandate (Gd 2-x Sc x O 3 ) was deposited by high-pressure sputtering on (1 0 0) silicon by alternating the deposition of <0.5 nm thick films of its binary components: Sc 2 O 3 and Gd 2 O 3 . The formation of the ternary oxide was observed after the thermal treatments, with a high increase in the effective permittivity of the dielectric (up to 21). The silicon diffuses into the Gd 2-x Sc x O 3 films, which show an amorphous character. After the annealing no interfacial silicon oxide is present. C HF -V G curves indicated low hysteresis (55 mV) and a density of interfacial defects of 6 × 10 11 eV -1 cm -2 .
Introduction
The downscaling of metal-oxide-semiconductor field-effect transistors (MOSFETs) led in 2008 to the replacement of the gate dielectric SiON for high-permittivity (high κ) dielectrics based on hafnium [1, 2] . This permitted the continuation of the equivalent oxide thickness (EOT) evolution with no increase in the leakage density current. However, future scalability of Hf-based dielectrics is compromised by the low crystallization temperature of the HfO 2 [3] . Gadolinium scandate (GdScO 3 ) already emerged as a candidate to replace the SiON gate dielectric, due to its high dielectric constant, energy band gap and thermal stability [4, 5, 6] . Haeni et al reported a relative dielectric constant of 20-30 for single crystals depending on the lattice direction [7] ; several works determined an optical band gap larger than 5 eV, even for thin films [8, 9, 10] . Zhao et al investigated the thermal stability of GdScO 3 [11] and they found that GdScO 3 films remain amorphous up to 1000
• C. Its suitable properties have made this ternary rare earth oxide arise again as a competitor for the third generation of high-κ materials. 3 Author to whom any correspondence should be addressed.
So far, GdScO 3 thin films have been deposited on silicon by off-axial pulsed layer deposition [11] , e-beam evaporation [12] , atomic layer deposition [13] and liquid injection metalorganic chemical vapor deposition [14] , demonstrating that amorphous GdScO 3 films possess a dielectric constant of 22-23. Roeckerath et al fabricated the first MOSFET with the GdScO 3 gate oxide on silicon-on-insulator (SOI) substrates, using a gate last process [15, 16] . They reported a density of interface defects D it of 3 × 10 11 eV -1 cm -2 and a capacitance (C HF -V G ) hysteresis of only 50 mV. The leakage current densities remained below 3 × 10 -10 A cm -2 at 1 V for a 2.2 nm capacitance equivalent thickness.
This work demonstrates the gadolinium scandate (Gd 2-x Sc x O 3 ) growth by high-pressure sputtering (HPS). In this nonconventional sputtering system, the working pressure is around 1 mbar, three orders of magnitude higher than in typical systems. With this pressure, the mean free path of the sputtered particles is around 500 μm, much lower than the target-to-substrate distance (2.5 cm). The particles thus reach the substrate with low energy by a pure diffusion process, which prevents the damage of the substrate and the growing film. Our procedure to grow Gd 2-x Sc x O 3 was depositing the nano-laminates of scandium oxide and gadolinium oxide (Sc 2 O 3 and Gd 2 O 3 ). Our HPS system is equipped with a programmable mechanized arm that controls the target positions, so we can switch between materials without breaking the vacuum. After deposition, the nanolaminates were annealed in forming gas (FGA) to promote intermixing. This way, we could control the composition of Gd 2−x Sc x O 3 through the thicknesses of the layers of the binary oxides. We evaluated the physical properties of the films by x-ray photoemission spectroscopy (XPS), Fourier transform infrared spectroscopy (FTIR) and transmission electron microscopy (TEM). Platinum gated metal-insulatorsemiconductor (MIS) devices were fabricated to determine the leakage current, the high-frequency capacitance and conductance (C HF -V G and G-V G ) curves, the C HF hysteresis and density of interface defects D it . Also, we compare the physical and electrical properties of Gd 2-x Sc x O 3 to those of its binary constituents.
Experiment
Two kinds of substrates were used for the high-κ thin films deposition: high-resistivity and low-resistivity Si wafers. In the first place, 2 inch double side polished (1 0 0) n-Si wafers with a resistivity of 200-1000 cm were used for the physical characterization of the deposited films. Secondly, high-κ thin films were grown on 2 inch single side polished (1 0 0) n-Si wafers, with a resistivity of 1.5-5.0 cm for the fabrication of Pt gated MIS capacitors.
To design the deposition processes of Gd 2−x Sc x O 3 , we chose conditions according to previous works on Sc 2 O 3 and Gd 2 O 3 [17, 18] . There, we concluded that high pressures produce high-κ films with lower densities of interfacial defects and lower capacitance hysteresis for both binary materials. Thus, thin layers were grown at a pressure of 1.0 mbar (higher pressures could have prompted instabilities in the plasma, so that the repeatability of the processes would not be ensured). A radio frequency (rf) power of 40 W was used. [19] , Gd-rich Gd 2-x Sc x O 3 have a higher relative permittivity than other compositions (with a value slightly above 25). In addition, [20] concludes that κ values above 20 can be achieved with different cation (Gd or Sc) compositions.
During the whole deposition time, rf power was applied to both targets simultaneously by using a separate rf source for each cathode. This way, even for the depositions of the binary oxides, plasma was sputtering both targets. In order to grow the binary materials, only one of the targets was placed over the substrate. In the depositions of the binary oxides, only one rf source would have sufficed, but we wanted to check if there was contamination from the other target during growth.
MIS capacitors were fabricated according to the following process flow. First, a 200 nm thick field oxide (SiO 2 ) was thermally grown on the Si substrates to insulate the devices and build up pads (the device contact). Square windows with sizes from 10 × 10 to 700 × 700 μm 2 were opened on the SiO 2 using a positive photoresist process and immersing the samples in a buffered HF solution. After photoresist removal, samples were cleaned by a standard RCA (Radio Corporation of America) process. The wafers were then submerged in a 1:50 HF solution for 30 s to remove the native SiO 2 within the opened windows just before the introduction to the HPS chamber. After high-κ dielectric deposition by HPS, the contacts and their pads were defined by a negative photoresist process. Top electrode metals were deposited by e-beam evaporation and lifted off. Finally, a 100 nm Ti/200 nm Al stack was evaporated on the entire back surface of the samples to form the bulk contact.
A 10 nm Pt/70 nm Al stack was used as top electrode in the samples with Sc 2 O 3 and Gd 2 O 3 as gate dielectrics. The Al capping and the thin Pt layer were motivated by adhesion problems of Pt on the high-κ dielectrics. After the optimization of the second lithography step, we evaporated successfully 50 nm Pt layers on the Gd 2-x Sc x O 3 films. The noble metal Pt does not react with the high-κ material so we could measure the plain properties of three insulators: Sc 2 O 3 , Gd 2 O 3 and Gd-rich
The bonding structure of the dielectric films was analyzed by FTIR spectroscopy using a Nicolet Mangna-IR 750 Series II in transmission mode at normal incidence. Spectra were substrate corrected. XPS spectra were obtained by a VG Escalab 200R spectrometer equipped with a MgK α x-ray source (hv = 1254.6 eV), powered at 120 W.
We measured high-frequency (100 kHz) C HF -V G and G-V G curves of the MIS devices by an Agilent 4294A impedance analyzer and the leakage current density (J G -V G ) at ambient temperature by a Keithley 2636A system. Then, the samples were exposed to a 20 min FGA at 300
• C and the electrical characterization was repeated. Finally, the characterization was made for the third time after a second FGA at 450
• C. We extracted parameters such as the EOT, the flatband voltage V FB and the D it . This way, we analyzed the influence of the FGA on the dielectric permittivity and the electrical performance. TEM images were taken from the Pt/Gd 2-x Sc x O 3 /Si MIS devices after the annealings with a Tecnai T20 microscope from FEI at 200 keV. TEM samples were prepared by a DualBeam focused ion beam system from FEI.
Results and discussion

Structural characterization
We designed deposition processes to obtain Gd 2-x Sc x O 3 films with different compositions. The most relevant results were obtained for the samples with a surface composition of Gd 1.8 Sc 0.2 O 3 , for which the subsequent discussion is centered. This stoichiometry was measured by XPS, using the Sc 2p and Gd 3d 5/2 peaks ( figure 1(a) ). Additionally, the XPS composition measurements from figure 1(b) ensure that when a binary Sc 2 O 3 or Gd 2 O 3 film is grown, it presents no trace of the other material, although both targets were being sputtered during deposition. Figure 2 represents the baseline corrected FTIR spectra of the thin films deposited on Si. They all show a peak at 669 cm -1 that corresponds with the C-O bond from the CO 2 in the chamber during FTIR measurements. The band at 1025 cm -1 indicates that all three materials have a thin SiO x at the dielectric/Si interface. From the area of the band, we can conclude that the Sc 2 O 3 produces a thicker SiO x interface layer than that of Gd 2 O 3 . The area of this band is represented for the three high-κ materials in the inset of figure 2. Regarding the Gd 2-x Sc x O 3 film, it presents an SiO x film comparable with the Gd 2 O 3 interface. Then, Gd 2-x Sc x O 3 is at least as stable as Gd 2 O 3 in contact with Si. The shift of the maximum toward lower wavenumbers indicates a sub-stoichiometric or stressed SiO x for the three high-κ materials [21] . Figure 3 presents a TEM image of an MIS device that consists of a Pt/Gd 2-x Sc x O 3 /Si stack after the two FGAs at 300 and 450
• C. This image shows an amorphous dielectric with a thickness of 7 ± 1 nm. Below the dielectric, the image shows the typical diffraction patterns of the mono-crystalline Si, while above the dielectric, a poly-crystalline Pt is found. The Pt/Gd 2-x Sc x O 3 interface is abrupt, as expected, due to the low reactivity of Pt. No clear interfacial SiO x layer between the Gd 2-x Sc x O 3 and the Si substrate is distinguished. However, we can distinguish two different intensities in the Gd 2-x Sc x O 3 film that suggest a reaction between the dielectric layer and the thin interface SiO x . The TEM image suggests a silicate formation with a thickness of around 4 nm. This reaction may take place during the annealings and can comprise the effective permittivity of the dielectric, since silicates generally present lower dielectric constants than the oxides. Figure 4 shows an in-depth sweep in the intensity of energy-dispersive x-ray signals, taken during TEM images acquisition. In order to obtain this graph, an electron beam swept the Pt/Gd 2-x Sc x O 3 /Si stack and an x-ray detector registered the intensity of a peak of each atom as a function of the position of the beam. This allows the identification of the atoms along the stack. This graph confirms again the presence of Gd 2-x Sc x O 3 as the gate dielectric, sandwiched between Pt and Si. The Si signal enters in the Gd 2-x Sc x O 3 region, supporting the idea of the reaction between the high-κ dielectric and the interface SiO x (the silicate formation).
Electrical characterization
The C HF -V G and G-V G characteristics of an MIS device with a Gd 2-x Sc x O 3 dielectric unannealed and after the FGAs at 300 and 450
• C are shown in figures 5(a) and (b), respectively. The C HF curves indicate that the capacitance measured in accumulation, C ins , increases with the FGA. This means that the dielectric and the substrate do not react to form SiO x , and thus Gd 2-x Sc x O 3 is stable in contact with Si. Furthermore, the effective permittivity of the dielectric is increasing, which suggests that during the FGA Gd 2-x Sc x O 3 is being formed from its binary constituents. The shifts in the V FB indicate that the charge in the dielectric is changing with the FGA.
The peak in the conductance ( figure 5(b) ) is due to the density of interfacial defects D it . Although to obtain quantitative results we must remove the influence of the series resistance, qualitatively we can observe a decrease in the conductance peak with annealing temperature, which means a lower D it after the FGA and a higher quality of the interface. This is caused by the passivation of the dangling bonds in the 
300
• C and after the FGA at 450
• C. dielectric/Si interface with H atoms. We will quantitatively confirm this result later with the analysis of the calculated D it . In summary, the capacitance of the Pt/Gd 2-x Sc x O 3 /Si stack increases after the annealings, and thus the FGA reduces the EOT from 3.0 to 1.3 nm. As we observe in the TEM image in figure 3 , the SiO x does not grow at the dielectric/Si interface. The effective relative permittivity of the dielectric layer increases with the annealing, indicating the formation of Gd-Sc bonds. For this film, we can calculate a relative dielectric constant of ∼21, using the measured thickness of 7 nm. Kittl et al reported a similar value for Gd-rich Gd 2-x Sc x O 3 [19] . This relative permittivity lies within the range of 10-30 that is necessary in the future generations of Si MOSFETs [22] , and it is close to the value of 25 that would minimize the short channel effect in transistors (due to the fringing field in source and drain) [23] . This permittivity confirms GdScO 3 as a strong candidate to replace the Hf silicates, whose permittivity is much lower (for HfSiO 4 , the relative permittivity is around 11) [24] . Besides, the interface traps are partially passivated by the H atoms during the FGA, improving the quality of the interface. In the following paragraphs, we compare the electric behavior of the ternary oxide with its binary constituents, Gd 2 O 3 and Sc 2 O 3 . Figure 6 illustrates the evolution of the EOT with the FGA for the Pt gated MIS devices with binary oxides. As we have just pointed out, the EOT of Gd 2-x Sc x O 3 dramatically decreases with FGA temperature, due to the formation of the ternary from the layers of the binary oxides and the increment of the permittivity. On the other hand, the EOT increases 0.5 nm for Gd 2 O 3 and 1 nm for the Sc 2 O 3 . This means that a layer of SiO x is growing at the dielectric/Si interface for both materials, although Gd 2 O 3 is slightly more stable than Sc 2 O 3 in contact with Si. The behavior of the binary oxides is completely opposed to the trend that follows the ternary oxide. This highlights the higher permittivity of Gd 2-x Sc x O 3 as compared to the binary oxides-in our previous works, for the same deposition system and these deposition conditions, the scandium oxide presented a relative permittivity of 9 [25] , while the gadolinium oxide, a relative permittivity of 11 [18] .
The D it values calculated with the conductance method are represented in figure 7 for the unannealed MIS devices and after the FGAs. The passivation of the dangling bonds in the interface reduces D it for the three high-κ materials. For Gd 2-x Sc x O 3 , the passivation effect seems to saturate at 300
• C, improving the D it one order of magnitude compared to the unannealed case and reaching values of 6 × 10 11 eV -1 cm -2 . However, D it is hard to calculate after the second annealing due to the high conductance in accumulation. The saturation also appears for the Gd 2 O 3 devices, for which an even lower density of defects is obtained. Sc 2 O 3 presents an even better interface and the saturation is not observed. The better interface quality of the binary oxides can be related to the regrowth of the SiO x in the dielectric/Si interface. In fact, a thicker and relaxed SiO x would also explain the lower D it in the case of the Sc 2 O 3 . Table 2 presents the flatband voltage of the MIS capacitors extracted from the C HF -V G curves (starting from inversion) and the associated dielectric charge density Q ss . We calculated the dielectric charge according to equation (1) . We have assumed a work-function difference φ ms of 1.3 eV between Pt (workfunction of 5.6 eV) and Si (a resistivity of 1.5-5.0 cm means a work-function of around 4.3 eV):
The devices fabricated with the three dielectrics possess a V FB of 0.2-0.4 V before the annealings, which implies a dielectric charge in the range of 6 × 10 12 cm -2 . The FGAs increase the dielectric charge up to around 10 13 cm -2 for the ternary oxide and both binary oxides. This decreases significantly the flatband voltage in all cases, which reaches negative values. This positive charge can be related to the hydrogen passivation of the defects in the dielectrics during the FGAs.
The C HF hysteresis curves of the MIS devices were measured after the annealings. The results are also presented in table 2. A flatband voltage shift V FB of only 55 mV is obtained for the Pt/Gd 2-x Sc x O 3 /Si devices, as can be observed in figure 8 . This corresponds to a density of slow states of 10 11 cm -2 , below the density of slow defects of the binary oxides (around 5 × 10 11 cm -2 ). This shift is very small compared to the next generation requirements [26, 27] , which is another advantage of the ternary rare earth oxide. This low hysteresis must be due to the passivation of the slow response defects during the FGA and a low density of defects in the bulk dielectric.
Finally, we discuss the leakage current of the MIS devices with the different high-κ dielectrics. Figure 9(a) shows the J G -V G curves for the gadolinium scandate before and after the annealings. J G clearly increases one order of magnitude after the annealing at 300
• C and about five orders of magnitude after the annealing at 450
• C. The increase in the leakage current can be caused by a densification of the dielectric film, i.e. a reduction of its thickness, with an increase of the tunneling current. However, a dielectric thickness of 7 nm should be too high to observe any tunneling. A possible origin could also be the creation of conduction paths, but we have seen that both the defects in the interface and the slow defects are passivated by the annealing. The most feasible cause is then the dissolution of the interfacial SiO x into the Gd 2-x Sc x O 3 film producing a silicate interface with a lower electron barrier. This would increase the number of electrons that can flow from the Si conduction band into the insulator. In figure 9 (b), we compare the leakage current density at 1 V for the three dielectrics. The unannealed scandium oxide presents a higher leakage current than the other two materials, but it remains at almost the same value after the FGAs. This can be due to the thick SiO x interface between the Sc 2 O 3 and the Si and its regrowth with the FGAs, which provides a thick and high barrier for the electrons. On the other hand, the gadolinium oxide leakage current, such as Gd 2-x. Sc x O 3 , increases with the FGA. However the values are lower, probably due to a slightly thicker dielectric, together with a thicker SiO x interface. In the inset of figure 9(b) , the J G is represented as a function of the EOT for the MIS devices with the gadolinium scandate gate dielectric. The leakage current reaches 10 -1 A cm -2 for 1.3 nm EOT at 1 V.
Summary and conclusions
In this work, we have deposited gadolinium scandate by HPS from the sputtering of Sc 2 O 3 and Gd 2 O 3 targets, alternating sub-nanometric thick layers. We explore the electrical and physical characterization of the films, with a thorough comparison with films of the binary oxides. The composition of the Gd-rich Gd 2−x Sc x O 3 was measured by XPS. The most relevant results were obtained from the Gd 1.8 Sc 0.2 O 3 surface composition. The FTIR spectra revealed a good stability of the nano-laminates of Gd 2 O 3 and Sc 2 O 3 after the deposition on Si. MIS capacitors were fabricated to assess the electrical performance of the dielectric. High frequency capacitance measurements showed that FGAs increase the EOT in the case of the binary oxides but in the case of the ternary, the EOT greatly decreases, reaching values of 1.3 nm. This result points to the formation of Gd 2-x Sc x O 3 from the binary components due to the annealings. The TEM images after the annealing at 450
• C displayed a 7 nm amorphous Gd 2-x Sc x O 3 layer, with the formation of a 4 nm silicate in the region close to the high-κ dielectric/Si interface. The FGAs also passivated the dielectric/Si interfaces, with a density of defects around 6 × 10 11 eV -1 cm -2 . The Pt/Gd 2-x Sc x O 3 /Si MIS capacitors also present a small hysteresis after the FGAs and low leakage currents. Finally, we attained an effective relative permittivity of 21, which is a promising value for the application of this material in future generations of MOSFET devices.
